Ultralow Silicon Substrate Noise Crosstalk Using Metal Faraday Cages in an SOI Technology

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and modeling of Faraday cages for substrate noise isolation

A Faraday cage structure using through-substrate vias is an effective strategy to suppress substrate crosstalk, particularly at high frequencies. Faraday cages can reduce substrate noise by 32 dB at 10 GHz, and 26 dB at 50 GHz. We have developed lumped-element, equivalent circuit models of the Faraday cages and test structures to better understand the performance of the Faraday cages. These mod...

متن کامل

Self-aligned wafer-level integration technology with an embedded faraday cage for substrate crosstalk suppression

A modification to a recently developed chip/wafer integration technology has proven to be very effective in suppressing the substrate crosstalk for mixed signal systems. In this implementation, analog and digital chips are fabricated on separate dies, and then integrated on a single Si substrate using a Self-Aligned Wafer-Level Integration Technology. A truly grounded faraday-cage structure is ...

متن کامل

Heterogeneously integrated long-wavelength VCSEL using silicon high contrast grating on an SOI substrate.

We report an electrically pumped hybrid cavity AlGaInAs-silicon long-wavelength VCSEL using a high contrast grating (HCG) reflector on a silicon-on-insulator (SOI) substrate. The VCSEL operates at silicon transparent wavelengths ~1.57 μm with >1 mW CW power outcoupled from the semiconductor DBR, and single-mode operation up to 65 °C. The thermal resistance of our device is measured to be 1.46 K...

متن کامل

Introduction to Substrate Noise in Soi Cmos Integrated Circuits

In this paper an introduction to substrate noise in silicon on insulator (SOI) is given. Differences between substrate noise coupling in conventional bulk CMOS and SOI CMOS are discussed and analyzed by simulations. The efficiency of common substrate noise reduction methods are also analyzed. Simulation results show that the advantage of the substrate isolation in SOI is only valid up to a freq...

متن کامل

Digital Substrate Noise Reduction by Low-Power Circuit Operation and SOI Technology

Progress of integrated circuit technology allows integration of analog and digital circuits on the same chip. This co-integration yields higher performances and reliability, while reducing power consumption, but also raises new challenges for circuit designers. The substrate noise generated by the switching digital part has detrimental effects on the analog part. In this contribution, a wide-ba...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Electron Devices

سال: 2004

ISSN: 0018-9383

DOI: 10.1109/ted.2003.822348